

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/961,055	61,055 09/24/2001		Masaaki Hiroki	740756-2367	6718	
31780	7590	01/27/2006		EXAMINER		
ERIC ROB	INSON		QI, ZHI QIANG			
PMB 955 21010 SOU	THBANK	ST.		ART UNIT PAPER NUMBER		
POTOMAC			2871			
				DATE MAILED: 01/27/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

				ch/					
	Applicati	on No.	Applicant(s)						
	09/961,0	55	HIROKI ET AL.						
Office Action Summary	Examine	r	Art Unit						
	Mike Qi		2871						
The MAILING DATE of this commu	ınication appears on th	e cover sheet with the	correspondence ac	Idress					
Period for Reply									
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THE - Extensions of time may be available under the provision after SIX (6) MONTHS from the mailing date of this conclusion. If NO period for reply is specified above, the maximum Failure to reply within the set or extended period for reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF THE NEW METERS	HIS COMMUNICATIO rent, however, may a reply be ti rill expire SIX (6) MONTHS fron blication to become ABANDON	N. imely filed n the mailing date of this o ED (35 U.S.C. § 133).						
Status									
1) Responsive to communication(s) fi	iled on 22 December 2	005.							
2a)⊠ This action is FINAL .	2b) This action is r								
3) Since this application is in conditio	n for allowance except	for formal matters, pr	osecution as to the	e merits is					
closed in accordance with the prac	ctice under <i>Ex parte Qu</i>	<i>layle</i> , 1935 C.D. 11, 4	153 O.G. 213.						
Disposition of Claims									
4) Claim(s) 2,4,6-9,15,19,21 and 24-5	58 is/are pending in the	e application.							
, , , ,	4a) Of the above claim(s) <u>24-36 and 48-58</u> is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.									
6) Claim(s) 2,4,6-9,15,19,21 and 37-4	6)⊠ Claim(s) <u>2,4,6-9,15,19,21 and 37-47</u> is/are rejected.								
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restr	riction and/or election r	equirement.							
Application Papers									
9)☐ The specification is objected to by t	the Examiner.								
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11)☐ The oath or declaration is objected	to by the Examiner. N	ote the attached Office	e Action or form P	ГО-152.					
Priority under 35 U.S.C. § 119									
12)⊠ Acknowledgment is made of a clair a)⊠ All b)☐ Some * c)☐ None of:		der 35 U.S.C. § 119(a	a)-(d) or (f).						
 Certified copies of the priority documents have been received. 									
2. Certified copies of the priority documents have been received in Application No. 07/837,394.									
3. Copies of the certified copies of the priority documents have been received in this National Stage									
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
" See the attached detailed Office act	ion for a list of the cert	med copies not receiv	eu.						
Attachment(s)									
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)									
 2) Notice of Draftsperson's Patent Drawing Review 3) Information Disclosure Statement(s) (PTQ-1449 		Paper No(s)/Mail 0 5) Notice of Informat		O-152)					
Paper No(s)/Mail Date <u>5/12/03;2/2/04;10</u> /4/05		6) Other:	FF. 13220 V	•					

Art Unit: 2871

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 2,4,6-9,15,19,21 and 37-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,051,570 (Tsujikawa et al) in view of US 4,007,294 (Woods et al).

Regarding claims 2,4,6-9 and 37-42, Tsujikawa discloses (col.10, line 36 – col.11, line 39; Fig. 9) an electro-optical display device comprising:

(concerning claim 2, 37)

- a first substrate (128) having an insulating surface (glass substrate);
- at least one thin film transistor (103,104) formed over the first substrate (128), the thin film transistor (103,104) having channel region, source and drain regions (such as electrodes (117,118) with the channel region extending therebetween, a gate insulating film (134,135) adjacent to the channel region, and a gate electrode (112,113) adjacent the gate insulating film (134,135);
- a leveling film (123) comprising organic resin formed over the at least one thin film transistor (103,104); because the interlayer insulating film (123) formed of polyimide (organic resin) and <u>functions as flatten the surface</u> as shown in the Fig.9;

Page 3

Application/Control Number: 09/961,055

Art Unit: 2871

a pixel electrode (124) formed over the leveling film (123) and electrically connected to the source region or drain region of the thin film transistor (103,104) as shown in Fig.9;

(concerning claims 4, 38)

- an interlayer insulating film (122) formed over the thin film transistor (103,104);
- an electrode (such as 118) formed on the interlayer insulating film (122) and electrically connected to the source region or drain region;
- a pixel electrode (124) formed over the leveling film (123) and electrically connected to the source region or drain region of the thin film transistor (103,104) through the electrode (118) as shown in Fig.9;

(concerning claims 6, 7, 39, 40)

a gate insulating film (134,135) over the channel region, and the gate electrode (112, 113) over the gate insulating film (134,135);

(concerning claims 8, 9, 41, 42)

- an electrode (such as 118) electrically connected to the source region or drain region through a first contact hole of the interlayer insulating film (122) as shown in Fig.9;
- the pixel electrode (124) contacts the electrode 9118) through a second contact hole of the leveling film (123) as shown in Fig.9;
- the second contact hole does not overlap the first contact hole as shown in Fig.9;

Art Unit: 2871

(concerning claims 37-42)

the electro-optical display having an active matrix type display can be used in any electronic device such as camera in the preamble of the claims that are only given weight as intended use, and that would have been at least obvious.

Tsujikawa teaches that the gate insulating film is formed of silicon oxide (see col.8, lines 16-18 that is the same as shown in the Fig.9 for the gate insulating film 134,135), but Tsujikawa does not explicitly disclose that the gate insulating film contains fluorine.

Woods discloses (abstract) that a method of treating a layer of silicon dioxide in which an fluoride compound is applied to one surface of the silicon dioxide layer to prevent the deleterious effect resulting from any mobile impurity ions therein, so that would obtain more protection.

Therefore, it would have been obvious to those skilled in the art at the time the invention was made to modify the electro-optical display device of Tsujikawa with the teachings of the gate insulating film having fluorine as taught by Woods, since the skilled in the art would be motivated for preventing the deleterious effect resulting from any mobile impurity ions therein (abstract).

Regarding claims 15 and 43, Tsujikawa and Woods teach the invention set forth above except for the pixel electrode is transparent.

This invention is an electro-optical display and using a light-transmission type liquid crystal display (see paragraph 0147 of this application), as a general available

Art Unit: 2871

knowledge, the light-transmission type liquid crystal display using transparent pixel electrode that is benefit from the light transmission property of the transparent electrode.

Therefore, it would have been obvious to those skilled in the art at the time the invention was made to modify the electro-optical display device of Tsujikawa with the general available knowledge of the transparent electrode having light transmission property, since the skilled in the art would be motivated for the benefit of the light transmission property.

Regarding claims 19 and 44, Tsujikawa teaches (col.11, lines 18-23; Fig.9) that the liquid crystal (125) is disposed between the first substrate (128) and the second substrate (127).

Regarding claims 21 and 45, Tsujikawa teaches (col.11, lines 30-33; Fig.9) that the leveling film (123) comprises polyimide, because the interlayer insulating film (123) functions as flatten the surface as shown in the Fig.9; such that the interlayer insulating film (123) is a leveling film.

Regarding claim 46, Tsujikawa teaches (col.10, lines 43-55;Fig.9) that the channel region (between the source region and the drain region of the thin film transistor) comprises crystalline silicon.

Regarding claim 47, Tsujikawa teaches (col.8, line 16-18) the gate insulating film comprises silicon oxide (the Fig.6 shows the same as the Fig.9 for the gate insulating film 134, 135).

Art Unit: 2871

Response to Arguments

- 3. Applicant's arguments filed on Dec.22, 2005 have been fully considered but they are not persuasive.
- 1) The reference Tsujikawa teaches (col.11, lines 30-33; Fig.9) that the leveling film (123) comprises polyimide, because the interlayer insulating film (123) functions as flatten the surface as shown in the Fig.9; such that the interlayer insulating film (123) is a leveling film.
- 2) The reference Tsujikawa further teaches that the gate insulating film is formed of silicon oxide (see col.8, lines 16-18 that is the same as shown in the Fig.9 for the gate insulating film 134,135). The reference Woods teaches (abstract) that a method of treating a layer of silicon dioxide in which an fluoride compound is applied to one surface of the silicon dioxide layer to prevent the deleterious effect resulting from any mobile impurity ions therein, so that would obtain more protection.

Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Application/Control Number: 09/961,055 Page 7

Art Unit: 2871

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mike Qi whose telephone number is (571) 272-2299. The examiner can normally be reached on M-T 8:00 am-5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Kim can be reached on (571) 272-2293. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mike Qi January 23, 2006

ANDREW SCHECHTER
PRIMARY EXAMINER